

Schematics Page Index (Title / Revision / Change Date)

Page	Title of Schematics Page	Rev.	Date	Page	Title of Schematics Page	Rev.	Date
01	Index Page	1.0	2008/03/20	40	NB9M(PCIE TX) 2/9	1.0	2008/03/20
02	Block Diagram(System)	1.0	2008/03/20	41	NB9M (PCIE RX&STRAP) 3/9	1.0	2008/03/20
03	CLOCK GEN	1.0	2008/03/20	42	NB9M (GDDR) 4/9	1.0	2008/03/20
04	CPU HOST 1/3	1.0	2008/03/20	43	NB9M (CRT) 5/9	1.0	2008/03/20
05	CPU THERMAL 2/3	1.0	2008/03/20	44	NB9M (LVDS) 6/9	1.0	2008/03/20
06	CPU POWER 3/3	1.0	2008/03/20	45	NB9M (XTAL/GPIO) 7/9	1.0	2008/03/20
07	Eaglelake HOST/PCI-E 1/7	1.0	2008/03/20	46	NB9M(CRYSTAL&SSIC) 8/9	1.0	2008/03/20
08	Eaglelake VGA/MISC 2/7	1.0	2008/03/20	47	NB9M (GROUND) 9/9	1.0	2008/03/20
09	Eaglelake DDRII CH A 3/7	1.0	2008/03/20	48	VRAM(GDDR)	1.0	2008/03/20
10	Eaglelake DDRII CH B 4/7	1.0	2008/03/20	49	VRAM(BYPASS)	1.0	2008/03/20
11	Eaglelake POWER 5/7	1.0	2008/03/20	50	SDVO TO LVDS	1.0	2008/03/20
12	Eaglelake POWER 6/7	1.0	2008/03/20	51	LVDS-Inverter	1.0	2008/03/20
13	Eaglelake GND 7/7	1.0	2008/03/20	52	CRT	1.0	2008/03/20
14	DDRII(CHA DIMM0) 1/2	1.0	2008/03/20	53	AUDIO Block Diagram(All)	1.0	2008/03/20
15	DDRII(CHB DIMM1) 2/2	1.0	2008/03/20	54	AUDIO(CODEC & POWER)	1.0	2008/03/20
16	DDRII Termination	1.0	2008/03/20	55	AUDIO(HP)	1.0	2008/03/20
17	ICH10 (PCIE/USB/PCI) 1/5	1.0	2008/03/20	56	AUDIO(SPK AMP)	1.0	2008/03/20
18	ICH10 (HOST/SATA) 2/5	1.0	2008/03/20	57	AUDIO(EXT MIC & LINE IN)	1.0	2008/03/20
19	ICH10 (PM/LAN/HDA) 3/5	1.0	2008/03/20	58	AUDIO (MUTE)	1.0	2008/03/20
20	ICH10 (Power) 4/5	1.0	2008/03/20	59	AUDIO(EQ)	1.0	2008/03/20
21	ICH10 (Ground) 5/5	1.0	2008/03/20	60	Power Block Diagram	1.0	2008/03/20
22	Flash ROM& Debug	1.0	2008/03/20	61	DCIN	1.0	2008/03/20
23	Power Sequence 1/2	1.0	2008/03/20	62	SYSPWR(+3V/+5V)	1.0	2008/03/20
24	Power Sequence 2/2	1.0	2008/03/20	63	DDR2PWR(+1 8V/+0 9V)	1.0	2008/03/20
25	INTEL GLAN Boazman	1.0	2008/03/20	64	SYSPWR(+1 1V/+1 5V)	1.0	2008/03/20
26	PCIE WLAN	1.0	2008/03/20	65	VGAPWR	1.0	2008/03/20
27	TV-TUNER	1.0	2008/03/20	66	VH CORE (1) ---ISL6334A	1.0	2008/03/20
28	PCI BUS (Bridge) 1/2	1.0	2008/03/20	67	VH CORE (2) ---ISL6208	1.0	2008/03/20
29	PCI BUS(MS/SD/iLink) 2/2	1.0	2008/03/20	68	HDD PWR(+12V)	1.0	2008/03/20
30	SATA HDD /SATA ODD	1.0	2008/03/20	69	SYSPWR(+1 2V)	1.0	2008/06/14
31	USB Port	1.0	2008/03/20	70	OVP Protect	1.0	2008/03/20
32	CIR&BT	1.0	2008/03/20	71	Others PWR Plane	1.0	2008/03/20
33	CAMERA	1.0	2008/03/20	72	Corwin spring(3_3/1_1V_CL)	1.0	2008/03/20
34	FELICA	1.0	2008/03/20	73	Hole & BOSS	1.0	2008/03/20
35	Thermal & BL	1.0	2008/03/20	74	Revision History(1)	1.0	2008/03/20
36	FAN	1.0	2008/03/20	75	Revision History(2)	1.0	2008/03/20
37	LED	1.0	2008/03/20	76	Revision History(3)	1.0	2008/03/20
38	DB CONN(PSwitch)	1.0	2008/03/20	77	Revision History(4)	1.0	2008/03/20
39	NB9M (PCI-E) 1/9	1.0	2008/03/20	78	Revision History(5)	1.0	2008/04/02


Project Code & Schematics Subject: M810 Main Board





PCB P/N 1P-0086J00-6010

P. Leader	Check by	Design by


FOXCONN HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division		
Title Index Page		
Size A3	Document Number AIO-C Mother Board MP	Rev 1.1
Date: Tuesday, July 15, 2008	Sheet 1	of 80


M810 Block Diagram







1. Clock Request Table									
Clock Request		Clock Request Function	Clock Output	BYTE BIT 1		BYTE BIT 1			
PIN 1	PCI0/CR#_A	SATACLKREQ#	SRC2	5	7	CR#_A mode	5	6	SRC2
PIN 33	SRCT11/CR#_H	TUNER_CLKREQ#	SRC10	6	4	CR#_H mode Control SRC10			






DVT:03/14: Change R85~R91 from 1R-0000620-F200 to 1R-0000620-J200

VTT(1.045v~1.145v, Typ 1.1V):
Wolfdale--max 4.6A
Yorkfied--max 8A



DVT:04/12: change TESTHI_1,10,11,13 pull up from +1.1VRUN to VTT_OUT_LEFT


DVT:03/19: Change 51 ohm pull up to 1R-0000510 U200




EVT2:02/12: Change C36 HH P/N from 1C-2B20103-K100 to 1C-2B20103-K200


VHCORE(0.85V-1.45V,VCC_BOOT=1.1V):
Wolfdale--max 75A
Yorkfied--max 125A


PVT:06/04:Change +1_1VRUN to
+1_2VRUN by Intel's suggestion.












FOXCONN		HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title Eaglelake VGA/MISC 2/7			
Size	Document Number AIO-C Mother Board MP		Rev 1.1
Date:	Tuesday, July 15, 2008	Sheet	8 of 80















1.8V per DIMM=4.06A



DVT:03/26:Delete the GAP PJ26

03/11
Reserved,need to
Open to support
corwin spring

DVT:03/23: For corwin spring



For corwin spring

DDR2 SDRAM SO-DIMM (200P)

4 mm


DIMM_0

SMBus Address: A0H(W)/A1H(R)

Place DIMM_0 near GMCH

FOXCONN HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division		
Title	DDR2(CHM DIMM0) 1/2	
Size	Document Number	Rev
A3	AIO-C Mother Board MP	1.1
Date:	Tuesday, July 15, 2008	Sheet 14 of 80

12/15:Change these caps




12/21:Change RP1 RP5 RP9 RP6 RP10 RP7 RP11 RP4 RP8 RP12

9,14 DDR_A_MAJ[14..0]

10,15 DDR_B_MAJ[14..0]


DVT:03/13:Change 43 ohm resistor from _F to _J

01/06:Delete RP8;Add RP52 RP53



12/05:Change PR1 PR5 PR6 PR9 PR10 from 56 Ohm to 33 Ohm
Change PR2 fom 56 Ohm to 43 Ohm *4R
Change PR13 from 56 Ohm to 43 Ohm *2R
Change R198 from 56 Ohm to 330hm

12/05:Change PR4 PR7 PR8 PR11 PR12 from 56 Ohm to 33 Ohm
Change PR3 fom 56 Ohm to 43 Ohm *4R
Change PR14 from 56 Ohm to 43 Ohm *2R
Change R199 from 56 Ohm to 33 Ohm



VFSB_VTT

PVT:06/04:Change +1_1VRUN to +1_2VRUN by Intel's suggestion.

R220 1 62 F 0402 2 H FERR#

+3VALW

2 10K J 1 POWER_LED#

R1416

2 1537 1 ICH_BM_BUSY_R

NC_10K_J

2 R17241 HW_POP_MUTE_ICH

NC_10K_J

+3VRUN

1 R17172 GPIO49

10K_J 0402

2 R223 10K_J SB_RCIN#

2 R224 10K_J SB_A20GATE

2 R225 NC_10K_J SB_SST

R225 10K_J 0402 FAN1_TACH_R

R1172 10K_J 0402 FAN2_TACH_R

R1173 0402 10K_J FAN3_TACH_R

Layout note: place these
Cap close to ICH10 ball.

		U4C			
		null			
4	H_A20M#		AJ28	A20M#	HOST
4	H_FERR#		AJ27	FERR#	
4	H_IGNNE#		AC22	IGNNE#	
4	H_INIT#		AE23	INIT#	
4	H_INTR		AH27	INTR	
4	H_NMI		AE24	NMI	
4	H_SM#		AH26	SM#	CL
4	H_STPCLK#		AJ29	STPCLK#	
			SB RCIN#	RCIN#	
			SB A20GATE	A20GATE	
4	H_CUPUPWRGD		AD23	CPUPUPWRGD	
5	H_DPSLP#		AE24	DPSLP#	
	tpc261 TP128		1TP_INIT3_3V#	INIT3_3V#	
8	H_CL_CLK0		G22	CL_CLK0	DATA
8	H_CL_DATA0		H21	CL_DATA0	
8	H_CL_RST0#		G20	CL_RST0#	
			CL_VREF ICH0	CL_VREF0	

[illegible]




DVT:02/20:Remove BL_OFF#
DVT:04/18:Change GPIO27 to BT ON

T: 04/18: Remove WLAN_EN# to GPIO11

DVT:04/20:Add R1553.

```
PVT:06/06:Add CPU_GTLREF_CTRL2 for adding
GTLREF voltage control circuit
```

PVT:06/04:Add Q172 R1657 and NC R1521 for 3/5VRUN leakage.




```
PVT:06/09:Change R217 from 3.24K to
3.3K for system voltage fail.
PVT:06/13:Change the R217 back to 3.24K.
```


Project name	SYS ID3	SYS ID2	SYS ID1	SYS ID0
M810	0	0	0	0
M820	0	0	1	0
M830	0	0	0	1
M840	0	0	1	1

Model name	H	M	L
SYS ID5	0	0	1
SYS ID4	1	1	0


Panel Type	P1	P2	P3	P4
PANEL ID0	0	0	1	1
PANEL ID1	0	1	0	1




```
0106: Delete TP140
+ 37 for layout reques
```




12/27: Add R1534 R1535




DVT:03/05:NV R1281,R1337
for M810 H;
CA R1284,R1336 for M810 L






HDA decoupling caps.

EVT2:01/18: add 1u CAP, close cap close to ball A106&B10




VccGLANPLL LRC Filter


EVT2:01/18: add 1u C for intel GLAN




V5REF / 3D3V_SYS Power Sequencing






V5REF_SUS / 3D3V_SB Power Sequencing




PCI-E (VCC1_5_B) Filter




PCI-E (VCC1_5_B) Filter




12/11:Cancel C173 22uF




12/24:Change CAP43 CAP44




12/27:mount R1358 NC R1359




12/26:Change L77




RTC decoupling caps.




12/10:Add this circuit CPU decoupling caps.




SATA decoupling caps.




USB decoupling caps.




LAN decoupling caps.




PCI decoupling caps.




Placed near AH28 and AJ30




12/11:Place close to ball AK18 and AK10




12/11:Place close to ball AK4



12/11:Change C188 from 0.047u to 0.022u, add C1153



12/11:Place close to ball U1 and 12/11:Place close to ball AF2



FOXCONN		HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division	
Title INTEL GLAN Boazman			
Size A3	Document Number AJO-C Mother Board MP		Rev 1.1
Date:	Tuesday, July 15, 2008	Sheet	25 of 80


HALF MINI CARD CONNECTOR

DVT:04/19:Pull up CLKREQ# follow AIO-B.

Mini Card Spec
Max Power Consumption < 2.5W
+3V_EMINI_AUX (757mA)

EVT2;01/31:Delete R1451

2007/12/19:reserve
for clock SI measure
(refer to M630/M640
rise/fall slew fail issue)



DVT:02/21:Remove
R948,connect CN33
pin40 to GND


EVT2:02/01:Remove R1459 from Q104.2
to Q104.3 for wlan can't detect

EVT2:02/05: change
+3V_EMINI_
AUX discharge circuit

DVT:02/21:Add R1726 and NC
R1656,Q139,R1722.

Peak 1000mA
Normal 750mA

2007/12/19
change 17-MMBT390-4001
to 17-DTC144E-UA00



DVT:04/14:Change R1540 from 10K to 4.7K


EVT2:01/30:Add R1680

DVT:03/05:Add R1741,R1742

DVT:04/18:Change this circuit back to EVT2

PVT:05/28:Change the SW circuit
for the SW function inverse

Mini-PCIE TUNER connector



Add test point

MDIO17(MMC)(SD/MS)(xD)	
MDIO16(MMC)(SD/MS)(xD)	
MDIO15(MMC)(SD/MS)(xD)	
MDIO14(MMC)(SD/MS)(xD)	
MDIO13(SD/MMC)(MS)(xD)	
MDIO12(SD/MMC)(MS)(xD)	
MDIO11(SD/MMC)(MS)(xD)	
MDIO10(SD/MMC)(MS)(xD)	
MDIO05(SD/MMC)(MS)(xD)	
MDIO08(SD/MMC)(MS)(xD)	
MDIO19(MMC/SD/MS)(xD)	
MDIO18(MMC/SD/MS)(xD)	
MDIO02(MMC/SD/MS)(xD)	
	MDIO03
	MDIO00
	MDIO01
MDIO09(SD/MMC/MS)(xD)	
	MDIO04
	MDIO06
	MDIO07

AS CLOSE AS POSSIBLE TO R5C833

AS CLOSE AS POSSIBLE TO R5C833


Place caps close to SD socket.

SD CONN.


DVT:04/16:Add C338
for EMI's request.
Please place C338 near
CN20 pin3 and pin4

FOXCONN		HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	PCI BUS(MS/SD/iLink) 2/2		
Size A3	Document Number AIO-C Mother Board MP	Rev 1.1	
Date	Tuesday, July 15, 2008	Sheet	29 of 80


SATA HDD CONN



HDD




SATA ODD CONN




EVT2:0204: Change the SATA Port to port2 for MOR request


Rear side USB



Onboard side USB




USB CONN X3




PVT:06/16:Change the U156 from 15-FP61333-0000 to 15-FP61333-0001 for vendor's change.

CAMERA






Felica Connector



DVT:04/18:Change F4 from 1M-F006A35-F000 to 1M-F16VA25-F000

EVT2:01/28:Add this circuit for +5VSUS_R not discharge

DVT:03/27>Delete the +5VSUS_R discharge circuit





12/28 (PAGE20) :change D32.D33.D34


DVT:05/10:Add pull down resistor R1845 to avoid floating and BT/WLAN LED behavior error when no Bluetooth module




MS/SD LED
(Orange)



Power BTN. Conn.





DVT:03/19:Change CN21 HH P/N



DVT_0423_VGA:
Change 90ohm from 85ohm

PCIE : 90ohm +/- 10%





PEG_TXP0	0402_X5R	2	NV_0.1U_16V_M	C770	PEG_RXP_C0
PEG_TXN0	0402_X5R	2	NV_0.1U_16V_M	C771	PEG_RXN_C0
PEG_TXP1	0402_X5R	2	NV_0.1U_16V_M	C772	PEG_RXP_C1
PEG_TXN1	0402_X5R	2	NV_0.1U_16V_M	C773	PEG_RXN_C1
PEG_TXP2	0402_X5R	2	NV_0.1U_16V_M	C774	PEG_RXP_C2
PEG_TXN2	0402_X5R	2	NV_0.1U_16V_M	C776	PEG_RXN_C2
PEG_TXP3	0402_X5R	2	NV_0.1U_16V_M	C778	PEG_RXP_C3
PEG_TXN3	0402_X5R	2	NV_0.1U_16V_M	C779	PEG_RXN_C3
PEG_TXP4	0402_X5R	2	NV_0.1U_16V_M	C781	PEG_RXP_C4
PEG_TXN4	0402_X5R	2	NV_0.1U_16V_M	C783	PEG_RXN_C4
PEG_TXP5	0402_X5R	2	NV_0.1U_16V_M	C784	PEG_RXP_C5
PEG_TXN5	0402_X5R	2	NV_0.1U_16V_M	C786	PEG_RXN_C5
PEG_TXP6	0402_X5R	2	NV_0.1U_16V_M	C788	PEG_RXP_C6
PEG_TXN6	0402_X5R	2	NV_0.1U_16V_M	C790	PEG_RXN_C6
PEG_TXP7	0402_X5R	2	NV_0.1U_16V_M	C792	PEG_RXP_C7
PEG_TXN7	0402_X5R	2	NV_0.1U_16V_M	C793	PEG_RXN_C7
PEG_TXP8	0402_X5R	2	NV_0.1U_16V_M	C794	PEG_RXP_C8
PEG_TXN8	0402_X5R	2	NV_0.1U_16V_M	C795	PEG_RXN_C8
PEG_TXP9	0402_X5R	2	NV_0.1U_16V_M	C796	PEG_RXP_C9
PEG_TXN9	0402_X5R	2	NV_0.1U_16V_M	C797	PEG_RXN_C9
PEG_TXP10	0402_X5R	2	NV_0.1U_16V_M	C798	PEG_RXP_C10
PEG_TXN10	0402_X5R	2	NV_0.1U_16V_M	C799	PEG_RXN_C10
PEG_TXP11	0402_X5R	2	NV_0.1U_16V_M	C800	PEG_RXP_C11
PEG_TXN11	0402_X5R	2	NV_0.1U_16V_M	C801	PEG_RXN_C11
PEG_TXP12	0402_X5R	2	NV_0.1U_16V_M	C802	PEG_RXP_C12
PEG_TXN12	0402_X5R	2	NV_0.1U_16V_M	C803	PEG_RXN_C12
PEG_TXP13	0402_X5R	2	NV_0.1U_16V_M	C804	PEG_RXP_C13
PEG_TXN13	0402_X5R	2	NV_0.1U_16V_M	C805	PEG_RXN_C13
PEG_TXP14	0402_X5R	2	NV_0.1U_16V_M	C810	PEG_RXP_C14
PEG_TXN14	0402_X5R	2	NV_0.1U_16V_M	C811	PEG_RXN_C14
PEG_TXP15	0402_X5R	2	NV_0.1U_16V_M	C812	PEG_RXP_C15
PEG_TXN15	0402_X5R	2	NV_0.1U_16V_M	C813	PEG_RXN_C15


These CAP close to NB

SDVO : 90ohm +/- 10%

PEG_TXP0	0402_X5R	2	CA 0.1U_16V_M	C775	SDVOB_RED+	SDVOB_RED+	50
PEG_TXN0	0402_X5R	2	CA 0.1U_16V_M	C777	SDVOB_RED-	SDVOB_RED-	50
PEG_TXP1	0402_X5R	2	CA 0.1U_16V_M	C780	SDVOB_GREEN+	SDVOB_GREEN+	50
PEG_TXN1	0402_X5R	2	CA 0.1U_16V_M	C782	SDVOB_GREEN-	SDVOB_GREEN-	50
PEG_TXP2	0402_X5R	2	CA 0.1U_16V_M	C785	SDVOB_BLUE+	SDVOB_BLUE+	5
PEG_TXN2	0402_X5R	2	CA 0.1U_16V_M	C787	SDVOB_BLUE-	SDVOB_BLUE-	5
PEG_TXP3	0402_X5R	2	CA 0.1U_16V_M	C789	SDVOB_CLK+	SDVOB_CLK+	50
PEG_TXN3	0402_X5R	2	CA 0.1U_16V_M	C791	SDVOB_CLK-	SDVOB_CLK-	50
7.41 PEG_RXN2	0402_X5R	2	CA 0.1U_16V_M	C827	STALL-	STALL-	50
7.41 PEG_RXP2	0402_X5R	2	CA 0.1U_16V_M	C828	STALL+	STALL+	50




select SDVOB
these Cap.(c775 c777 c780 c782 c785 c787
c789 c791 need to place back to back with
PCIE-Tx AC cap, C827 C828 need to
place back to back with PCIE-Rx AC cap)



DVT_0423_VGA:
Change 90ohm from 85ohm


PCIE : 90ohm +/- 10%



XCLK_277	
390 (Reserved)	
1 (27M Hz)	
NB9X TVMODE[2:0]	
000	
SUB_VENDOR	
0 (No vedio BIOS ROM)	ROM_SI (XXXX)
1 (BIOS ROM is present)	
SLOT_CLK_CFG	
0 (GPU and MCH not share a common reference clk)	ROM_SO (1000)
1 (GPU and MCH share a common reference clk)	
PEX_PLL_EN_TERM	
0 (Disable)	ROM_SCLK (0000)
1 (Enable)	
USER[3:0]	
1000	
NB9X 3GIO_PADCFG[3:0]	
0001	
NB9X PCI_DEVID[4:0]	
NB9P-GS X1001	STRAP1 (0001)
NB9M-GS X1001	STRAP2 (1001)

0100	64-bit Reserved
0101	32Mx32 GDDR3 - 136 ball - monolithic 64-bit Qimonda
0110	32Mx32 GDDR3 - 136 ball - monolithic 64-bit Hynix
0111	32Mx32 GDDR3 - 136 ball - monolithic 64-bit Samsung
0000	64-bit Reserved
0001	16Mx32 GDDR3 - 136 ball 64-bit Qimonda
0010	16Mx32 GDDR3 - 136 ball 64-bit Hynix
0011	16Mx32 GDDR3 - 136 ball 64-bit Samsung

MP 0708:Default is for Qimonda,
and for Samsung,it should mount 15K.



Logical Strap bit Mapping

Resister values	Pull-up to VDD	Pull-down to GND
5KΩ	1000	0000
10KΩ	1001	0001
15KΩ	1010	0010
20KΩ	1011	0011
25KΩ	1100	0100
30KΩ	1101	0101
35KΩ	1110	0110
45KΩ	1111	0111

Strap Options


Physical Strapping pin	Power Rail	Logical Strapping pin3	Logical Strapping pin2	Logical Strapping pin1	Logical Strapping pin0
ROM_SI	+3VRUN	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
ROM_SO	+3VRUN	XCLK_277	TVMODE[2]	TVMODE[1]	TVMODE[0]
ROM_SCLK	+3VRUN	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
STRAP0	+3VRUN	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VRUN	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP2	+3VRUN	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]

Refer to <GB1 Family Design Guide DG-03276-001_v01_secured>



0101
1000
0000
1xxx
0000
0695: 1001






24" 1920x1200
WUXGA
20" 1680x1050
WSXGA+



FOXCONN HON HAI PRECISION IND. CO., LTD.	
CPBG - R&D Division	
Title	
NB9M (PCIE RX&STRAP) 3/9	
Size A3	Document Number AIO-C Mother Board MP
Date:	Tuesday, July 15, 2008
Sheet	41 of 80
Rev	1.1



DVT_0422_VGA:
for RF solution











GPU I2CS ADDRESS: 0x9E

41 STRAP0
41 STRAP1
41 STRAP2



GPIO	I/O	Internal pull low	GPIO TABLE	Active	USE GPIO
GPIO0	n/a		gerneral purpose	n/a	NO
GPIO1	I		HPD-C	-	NO
GPIO2	O		LCD0_BL_PWM	Active High	YES
GPIO3	O		LCD0_VDD	Active high	YES
GPIO4	O		LCD0_BL_EN	Active High	YES
GPIO5	O		GPU_VID0	-	NO
GPIO6	O		GPU_VID1	-	NO
GPIO7	O		GPU_VID2/MEM_VID	-	NO
GPIO8	I/O		OVERT	Active Low	YES
GPIO9	I/O		FAN_PWM/ALERT	Active Low	no
GPIO10	O		MEM_VREF		no
	-	-	-	-	-

SIGNAL	I/O	Description	USE I2C	Type
I2CA_SCL I2CA_SDA	I/O	Display Interface DDC	YES	Master
I2CB_SCL I2CB_SDA	I/O	Display Interface DDC	NO	Master
I2CC_SCL I2CC_SDA	I/O	Embedded Devices Control	NO	Master
I2CD_SCL I2CD_SDA	I/O	Display Interface DDC	NO	Master
I2CE_SCL I2CE_SDA	I/O	Display Interface DDC	NO	Master
I2CS_SCL I2CS_SDA	I/O	GPU internal I2C thermal sensor. Refer to section 15.1	yes	Slave
I2CH_SCL I2CH_SDA	I/O	HDCP ROM Controller	NO	Master

External pull-ups and pull-downs, when needed,must be 5-10Kohm

FOXCONN

HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title

NB9M (XTAL/GPIO) 7/9

Size A3



Document Number
AIO-C Mother Board MP



Rev
1.1

Date:

Tuesday, July 15, 2008

Sheet 45 of 80









Recommended Power sequencing order


The ramp time for any rail must be more than 40 us
 $NVVDD \leq VDD(3.3V + 0.5V)$
 $FBVDDQ \leq VDD(3.3V + 0.5V)$

NV_NB9M-GS-S-U2
null












LVDS: 100ohm +/- 10%




MAX: 1.5A
width:at least 60 mil
or use shapes





DVT_0422 VGA:
for RF solution




DVT_0422 VGA:
for RF solution




PVT:05/28:We add this circuit
to avoid invenable margin



MAX: 1.5A
width:at least 60 mil
or use shapes



MAX: 2A




MAX: 2A

DVT:04.22:We keep CAP21
at 150U_6.3V_M and add C1467

DVT:04/16 Add C353 for EMI's request


close to NB

confirm NB had use 150_F Ohm pull down to GND




1224
change head value of CRT_R*

close to NV GPU



DVT: 03/24: Change from NV_HSYNC&VSYNC to HSYNC&VSYNC




CONN ON MB

1220
page 40:.. add 22uF cap for NVVDD
page 49 :. add level shifter Q for 2.5V to 3.3V, change Y7 to a small size.
page 50:.. add 0_J for LCD 5V power, add 0_J for DC_OUT, NC U53 and R830 , stuff R836.

1225
change NV_NB9M-GS(GB1-64) source package from NB9M_GS_GB1_64 to NB9M_GS_GB1_64_B
page 45 add test pad for OVT_GFX#,

1228
page 50:add one 1206 CAP for future use.
page 40:change CAP46.
page 41: 2 resistors for strap0.
page 42: add tp for FBA_CS1#, connect GPU CMD27 to memory BA2.
page 46:.. add Recommended Power sequencing order

AIO-C Audio Block Diagram



2008.01.31

```
Pin45
When use ALC262D,Unmount C1085
When use ALC889S ,mount C1085
```

```
change C354 from 1C-2B30475-K100 to
1C-2B70475-K100
change C920 from 1C-2B20104-K100 to
1C-2Y20104-Y000
```

2008.03.28

5 DVT: Delete C1262, C1263 for
Headphone THD+N

2008.04.10

DVT: Change R987,R989 from
1R-0000000-J200 to 1R-0000102-V200
DVT: Add 4700pF to A_GND

DVT:4./29 Change C1452,C1453 from
1C-2B20472-K002 to 1C-2B20472-K003
material prepared.

7/3 mp change for guest.10k-33k,1000pf-330p

PVT:05/28:Change this portion from NC to stuff

Place near Codec

2008.02.01

Change C363 from 1C-2Y20103-Y300
to 1C-2Y20103-Y000

2008.02.01
Change this direction to reverse

Digital Microphone


4.75V/0.2A

place C919 ,C351 near U24 pin25


2008.02.22

change C389 from 1C-2B20103-K001 to 1C-2Y20103-Y000


FOXCONN		HON HAI PRECISION IND. CO., LTD.	
Title AUDIO(CODEC & POWER)		CPBG - R&D Division	
Size A3	Document Number AI0-C Mother Board MP		Rev 1.1
Date: Tuesday, July 15, 2008	Sheet 54	of 80	



2008.01.26
Change C1376, C1377 from 0.22U_6.3V_K to 0.1U_6.3V_K
2008.01.28
Change R1627 from 10K_J to NC_10K_J
2008.02.01
Change R1624 from 1R-0000103-J200 to 1R-0000473-J200




2008.01.28
Change R1629 from NC_10K_J to 10K_J
2008.04.17
DVT:Delete L80, L82, L84,L86,C1385,C1391,C1390,1394for YAMAHA's request
DVT:Change C1387 & C1393 from 0.33uF to 0.47uF for YAMAHA's request
DVT:Change C1386 & C1388 & C1392 & C1396 from 0.22uF to 0.047uF for YAMAHA's request
DVT:Add Schottky-Diode to preventing the destruction of amp.when the output line short-circuits.




2008.02.01
Change L80,L82,L84,L86 from 1L-BEBMS10-0500 to 1L-BACMS16-0804
2008.03.01
Change L80,L82,L84,L86 from 1L-BACMS16-0804 to 1L-BACMS16-0807

PVT:06/10:change R1546 from 1R-0000103-J201 to 1R-0000103-J200 for pur request.



2008.04.10
DVT: Change this latch circuit to NC
DVT:04/14:Delete Q115,add Q170,Q171
2008.04.24
dvt: Add C1468 for mor request




2008.02.18
Delete PQ75,PQ76,PR248 of protective circuit for MOR request
0122
Add FUSE 24V-3.15A_0603
Add bead for MOR's require

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
Title		AUDIO (SPK & AMP)	
Size	Document Number	Rev	
AIO-C Mother Board MP		1.1	
Date:	Tuesday, July 15, 2008	Sheet	56 of 80

2008.02.18

change R472,R471,R474,R475,R483,R481,R489,R486 from 5% to 1%



2008.02.22


change R1316,R1318 from 1R-0000682-J200 to 1R-0000682-F200

change R1320,R1321 from 1R-0000203-J200 to 1R-0000203-F200

change C1306 from 1C-2B20471-K000 to 1C-2B20471-K200


2008.04.03

DVT:change R1316,R1318 from 1R-0000682-F200 to 1R-0000332-F200 for FSIV




2008.02.19

Change the precision of R480,R484,R478,R488 from 5% to 1% for MOR request



RED
EXTERNAL MIC

BLACK



Change R1595 from 100 J to NC



2008-01-28

Change B1632 B1605 from 1B-0000103-E200 to 1B-0000103-E200

change C1349, C1350, C1364,C1365 from FC-ZBZ0885-8904 to FC

C1401,

C1356 C1402,

R1603, R1587: 51 ohm \rightarrow 56 ohm

PVT:06/13:Change R1587 and R1603 from 1K to 51ohm and R1591 and R1608 from 100k to 5.1k for spk pop noise bug.


[Change to this circuit](#)





2008.01.30

9V/0.5A














```
PVT: change +1_1VRUN net
to +1_2VRUN net
```









PVT: change pc171
P/N from
1C-2B30104-K001 to
1C-2B30104-K000




PWLIMIT
System power saving mode set
PWLIMIT active at 95%


Total power 150W
PR224 =30K
PR225 =12K ==>142W




PVT: add PD30 for +5VRUN discharge timing



PVT: NC PQ51, PQ61, PQ62, PR201, PQ52



PVT: Del PQ50




Discharge circuit for power-off




PVT: Change PR207 from 1R-0000471-J300 to 1R-0000331-J500

PVT: NC PQ55, PQ56, PQ58, PQ59


FOXCONN HON HAI PRECISION IND. CO., LTD.		
CPBG - R&D Division		
Title Others PWR Plane		
Size A3	Document Number AIO-C Mother Board MP	Rev 1.1
Date: Tuesday, July 15, 2008	Sheet 71	of 80



DVT:03/22:change the holes which except H21&H22



PVT:06/05:Change the holes for ME's update.(from 3.6 to 4.0).
PVT:06/06:Change the holes back to DVT for ME's update.



EVT2:02.01:Add the boss location

01/25:update the holes.

History (EVT2)

2008/12/09

- P20: add a NC 10k resistor pull up to 5VRUN for FAN1_PWM , FAN2_PWM ,FAN3_PWM,as whether there is a internal pull up in FAN is not known.
- P20: change net name from FAN_PWM1,FAN_PWM2,FAN_PWM3 to FAN1_PWM ,FAN2_PWM,FAN3_PWM,as to consistent
- P16: Connect GPIO9 from BIOS_RST# to WOL_EN
- P29: Change USB6N USB6P to USB8N USB8P Change USB8N USB8P to USB6N USB6P

2008/12/11

- P16: Add R1279 R1280 to pull up SMB_THRM_CLK,SMB_THRM_DATA; Stuff R246,Cancel R876;Change C949 To R1278;Not connect GPIO9 to WOL_EN;Change SB_SYS_RESET# pulled up voltage to +3VALW
- P04: Add C1139,change R2 size from 0402 to 0603;Cancel C11 C12
- P05: Change R78 R1049 size from 0805 to 0402,connect H_CRUPWRGD from VTT_OUT_RIGHT to VTT_OUT_LEFT,connect H_CPU RESET# from VTT_OUT_LEFT to VTT_OUT_RIGHT;Add H_STPCLK# test point TP396
- P06: Cancel VRM_PWRGD level shiftterr
- P08: Change R126 R131 R134 from 49.9kOhm to 49.90hm
- P13: Change C94 from 1uF to 2.2uF, cancel C95
- P15: Place BIOS_RST# at the SB side;Add PANEL_ID2,PANEL_ID3, PANEL_ID4,PANEL_ID5 to GPIO21,GPIO19,GPIO36,GPIO37;Cancel R210,R211,R212,R213;Add R1271
- P17: Change VCCLAN3_3 from +3VRUN to +3VALW;Connect VCCLAN1_1 to +1_1VRUN
- P25: Cancel WOL-EN circuit
- P41: NC R708 R709 C600 FOR FB_VREF.
CHANGE R713 FROM 60.4 TO 40.2 CHANGE R715 FROM 40.2 TO 60.4 REF PRD.
DELETE DACB PORTION, ADD TEST PAD TO DACB SIGNAL.
STUFF R716 R717, CRT DEBUG CARD NO PULL-HIGH RESISTOR.
DELETE IFPE AND IFPC PORTION, ADD TEST PAD TO IFPE POWER AND IFPE RSET, NC OUTPUT SIGNAL.
DELETE HDMI ROM(BEFORE NC), DELETE HDA* SIGNAL, DELETE I2CH_SCL AND I2CH_SDA(ADD TEST PAD), DELETE I2CB,I2CD, I2CE.
DELETE R770, ADD TEST PAD TO XTALSSIN AND NV_XTALIN SIGNAL.
SWAP FBAD* SIGNAL FOR LAYOUT REQUEST,ADD FBA_A[2..5] (OFF PAGE) TO CONNECT WITH GPU.
DELETE SDVO_CTRL* LEVEL SHIFTER, CONNECT THESE SIGNAL TO NB SDVO_CTRL SIGNAL.
- P20: HW THERMAL PROTECT circuit recover
- P20: add 0.047u cap for each FAN_TACH signal for filter, deletethe pull high 5VRUN and the diode for each FAN_TACH signal.
- P21: delete the EMC2106 HW monitor circuit
- P21: add CN40 for ODD transister,add Address select circuit for ADT7484/7486
- P19: add level shift circuit for signal SB_VRMPWRGD and CL_PWRGD
- P56: Delete PJ9&PJ10&PJ11 and net "+VGFX_CORE"
- P25: Change net "VRM_PWRGD" pull high from +3VRUN to +1.1VRUN

- P30: Delete PR236&PR237
- P20: Change package from DPAK to IPAK for PQ34&PQ35&PQ37&PQ38&PQ40PQ41
- P20: Change PR136 from 2K to 981 ohm

2008/12/13

- P15: Change REQ1# REQ2# REQ3# TO GPIO 50 GPIO52 GPIO54;Connect RP18 Pin3 to USB_OC#6;PANEL_ID2~5 by pulled high to +3VRUN; Connece GPIO49 TO I2C_DAT
- P15: GPIO19 GPIO33 GPIO18 GPIO56 add test piont;Del R221 R209; Connect MINI_RXN3 MINI_RXP3 MINI_TXN3 MINI_TXP3 to U4 PERN2 PERP2 PETN2 PETP2;Connect TV_RXN2 TV_RXP3 TV_TXN3 TV_TXP3 to U4 PERN5 PERP5 PETN5 PETP5
- P15: SB PME# PIN connect to page30 U21 PME#
- P16: Connect R248 to +3VALW;DEL R1048 R229 R237 R242 R1047; Connect R234 PIN1 TO R236 PIN1;DEL SB_RST# net and add test piont;Connect SB_SYS_RESET# TO CN27 PIN27 and add 00HM resistor;GPIO26 add Test piont;Connecet GPIO23 to I2C_CLK
- P04: Change C3 C14 size from 1206 to 0603,change C7 from 0.1u to 4.7u,change C9 C10 size from 0805 to 0603
delete c678 c680 c679 c677 c681.
add 2 test points for GPIO5 GPIO06.
add 5 pcs CAP.for FB_VDDQ.
add 2 0ohm for SDVO_CTRL bus.
add 1 test point for FBA_DEBUG.
add 1 Cap here, place close to L51.
delete L52.
delete c538 c540 c542 c543 c544 c545.
add 1 Cap here, place close to L50.
delete L49.
- P44: delete c678 c680 c679 c677 c681.
add 2 test points for GPIO5 GPIO06.
add 5 pcs CAP.for FB_VDDQ.
add 2 0ohm for SDVO_CTRL bus.
add 1 test point for FBA_DEBUG.
add 1 Cap here, place close to L51.
delete L52.
delete c538 c540 c542 c543 c544 c545.
add 1 Cap here, place close to L50.
delete L49.
- P39: CAP39 Change to 1C-33U0226-M200 for meetting MOR's requirement
- P35: Delete R1310 , Add a NC R?--0 J.
Add NC_SN74AHCT1G125DCKR,NC_SN74AHC1G04DCKNC_2N7002SPT, NC_SN74LVC1G08DCK.
Add R? R? --0 J R?--NC_10K.
U81 change to 14-SN74LVC-1G06.
- P05: Add 0ohm resistor on the SB_SYS_RESET# and NC it;NC R1058 R857 R86
- P07: Add C1167~C1171
- P27: change +3V_EMINI_AUX to +3V_EMINI_AUX_1
- P29: Add +5VSUS and 0 J resistance.
change +5V_CAM_FELI to +5VSUS_R.
- P21: change c1052 &cn40from NC,and linck to U71.
NC C1053, and linck to U70,delete R1181.R1183.R1180.R1186;
Connect U71 pin6 to NV_THERMDN,connect U71 pin6 to Connect U71 pin5 to NV_THERMDP.
- P22: Add R1355 R1357
- P32: change +3VALW to +5VALW and change 10K to 150ohm
- P10: Add test piont for NC pin;change MCH_DDC_CLK&DAT with each other.
Delete R153 R154.
- P11: Change C64 C82 C83 C84 C47 C86 C88
- P13: Delete R192 R191 C93 and add test piont,change C92
- P14: Add C1174~C1180
- P04: Change RP42 RP43 RP44 RP49 pin1 witn pin2.
Delete R877 R878 Q67.
- P22: add one 0 J resistor.
add one 10k resistor and connect to gnd.

2008/12/14

- P23: Change a new conn
- P24: change the 2.0A fuse to 2.6A.

- add 6 resistors for I2C bus pull up, no stuff I2CB I2CC I2CD I2CE2.
change the resistor value follow PUN.
add level shifter for ENAVDD shift to 5V.
- P19: Change c196 from 1u_10v_0603 to 1u_16v_0402_y5v,C197 from 10v_0603_y5v to 16v_0603_x5R,R268 from 180k_F to 180 J.
Change c199&C202 from 16v_Y5Vto 10v_X5R1,R270 from 10k to 100k.
add level shift ,delete R278&R279.
- P20: delete 0.047u cap for each fan_tach signal,add R308
- P29: Add +5VSUS and 0_J resistance
- P27: add NC_22U_10V_Y resistance.
Cut off P-MOS and N-MOS and two resistance.
- P30: change Remove R417 and cancel R420 NC.
- P31: cancel C337 NC. Shield GND for CLK to reduce external noise for CLK.
cancel NC with R437,438,439 cancel NC with C332,333,334
- P04: Add RP51
- P15: Add net LAN_RXN4 LAN_RXP4 LAN_TXN4 LAN_TXP4;add C1212 C1213.
- P16: Add TP466~TP474.
- P25&26: Change LAN chipset from intel to MARVELL.
- P17: Add CAP43 CAP44 R1358 R1359 C1198 C1199 C1200 C1201 C1214 C1215.

2008/12/15

- P32: Add H3~H25
- P04: Change CK_PE_SRC11_R_DP and CK_PE_SRC11_R_DN with each other
- P13: Change C110~C117
- P14: Change C118~C144 C1174~C1180
- P17: Add CAP45

2008/12/16

- P11: Change R174 from 1ohm to 0ohm NC R175 C58 C49;Change R177 from 1ohm to 0ohm NC R176 C63 C64;Add R1388 R1389 R1390
- P32: Connect H9 H10 H11 H12 to GND
- P13: change 5 pin conn.,bypass ME request
- P27: Add 10K 0402 resistor,Cut off 0_J 0402 resistor,Change 0402 to 0603.
Change DC OUT to +12VRUN.
Change 17-S12316D-ST00 to 17-2N7002E-PT00.
Cut off 17-2N7002S-PT00 N-mos add 17-MMBT390-4001 NPN BJT and 17-PDTA144-ET00 PNP BJT.
Delete TB48,Delete two 1C-2B20104-M000 capaticor.
- P13: Change 1N-1052001-0000 to 1N-1052003-0000 conn.

2008/12/17

- P04: Add R1410 SRC8 OUTPUT TUNER_CLK ,control by CR_F# deleye the TP,and BIOS diaaable TUNERCLK_REQ# PCI1 output PCLK_JIG
- P16: Add U87 C1217;Add test piont for ICH10 pin M2.
Add R1411.
- P20: Add D32 D33 D34 and NC D34
- P27: change 17-DTC144E-UA00 to 17-MMBT390-4001.
Change 17-2N7002E-PT00 to 17-S12316D-ST00.
- P28: NC_CN39,delete two hole.

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title			
<i>Revision History(1)</i>			
Size	Document Number		Rev
A3	AIO-C Mother Board MP		1.1
Date:	Tuesday, July 15, 2008	Sheet	74 of 80

P29: delete R1299.
change 1C-2Y20104-Y000 to 1C-2B20104-K301.
change 1C-XX60333-J300 to 1C-2Y20223-Y000 .
change BT 3V R to BT 3V.
change USB_PN7_L to USBP9N and change USB_PP7_L to USBP9P.

P29: change Oide Power to FELICA_PWR.
Add a 22u capacitor.
delete TP213.
delete +5VSUS and 0_J resistance.
change 1M-F6V00A5-F000 to 1M-F006A35-F000.
change CAM_5V to +5VSUS_R.

P56: Change +5VSUS to +5VALW.
Reserve PC93,PC127 for NB design guide requirement.

P62: Delete +3VSUS reserve circuit.

P32: Change the Hole size bypass ME request.

P22: change the +3VALW to +3VRUN.

P23: Change two new parts.
re-define the pin.

P40: delete r674. add 100uF CAP to NV_VDD, add PJ for 3,3VRUN to VDD33.

P41: add 1pcs for Strap.

P42: add 3pcs 10uF CAP for FBVDD/Q,add PJ for FBVDD/Q.

P44: delete C1197,C1196, C629.

P45: add 10K pull high for I2CH_SDA, pull high 10K for ROM_CS_N, 10K pull down foR I2CH_SCL. delete R1408 R1409.

2008/12/18

P21: change CN 40 to HS8102E.
Add TV_TUNER clk from NC,put down PCIF5.

P27: PAGE27 add a portion circuit.

2008/12/19

P21: change CN 40 to HS8102E,change U71 to EMC1103.

P05: NC R14022007/12/19:reserve for clock SI measure (refer to M630/M640 rise/fall slew fail issue).
Change +12VRUN to DC_OUT Add 100K resistor reserve +3VRUN.
change 17-MMBT390-4001 to17-DTC144E-UA00.
Vil = 0.0v [+/-0.3j] @intel wlanmodule spec change 17-DTC144E-UA00 to 17-2N70020-0000.
NC R1452 for intel modul spec:internal pull up.
delete reserved component for CN16 pin3.
change +5VRUN to+5VSUS_R.

P30: change +3VRUN to +3VRUN_PCI for VCC_RIN.
Add c302 0.01 uF cap.
NC C307 10 uF cap.

P31: NC this two cap.(4.7 uF) C1221 and C1222.

P24: change the usb conn for the MERD's requesst.

2008/12/20

P39: change Line in / headphone /mic connector.
mount F8 (3.5A fuse).

P25: Delete Q102 Q103 R899 R909 R907 R908 R1381 R1382 C1211;
Add R1257 R1258.

P26: Delete R1384 R1385 R1386 R1387 C941 C942.

P16: Add R1462 pull up SPI_CS1#,and NC it.

P15: Add R1461 pull low PCI_GNT#0;Connect ODD to Port1;
Connect Wirelan to Port1 TVtuner to Port2.

P29: Change CN16.

P06: Change R856 from 00hm to 1KOhm.

P05: Add test piont for H_GTLREF2 and H_GTLREF3;Delete H_GTLREF2 and H_GTLREF3 circuit;NC R1398 ADD R1477.

P08: NC R128.

P11: Add CAP47 CAP48.

P23: Change c226 c227 cap5.

P28: change SB_WAKE# to SB_WAKE#_R.

P29: change USBP9N to USBP9N_Rand change USBP9P USBP9P_R.

P29: Chang 1N-0010001-MWGO to 1N-0010000-M1G0.

P19: delete R1272,R1273.

P40: add 22uF cap for NVVDD.

P49: add level shifter Q for 2.5V to 3.3V, change Y7 to a small size.

P50: add 0_J for LCD 5V power, add 0_J for DC_OUT, NC U53 and R830 , stuff R836.

2008/12/21

P59: Change PR130 connected way.

P60: Change PR149,PR148,PR155,PR158,PR164,PR166 connected way.
Add PC172,PC173,PC174(10_25V) capacitor, And delete PCAP8.

P19: change c196 from 0.1u to 1u.
Connect R1458 to GND and NC it.

P05: Delete GTLREF voltage control cirfuit.
Change R70;Add R1480.

P10: Add R153 R154;Add R1481.

P14: Change RP1 RP5 RP9 RP6 RP10 RP7 RP11 RP4 RP8 RP12.

2008/12/22

P21: xchange ODD and INVERTER sensor channal for layput,and U70 from NC.

P16: Change R233 from 10K to 1K.

P11: Change L6 L8 CAP2 CAP3.

P13: Change CN1 CN2.

P29: Change 1L-FDLW31S-N900 to 1L-FWCM321-6F00.

P24: change the U_CN1 & U_CN2 location.
change new parts L17 L20 L21

2008/12/23

P16: Change R249 ;Change +1_5VRUN to 1D5V_PE_ICH;Add C1261 and NC it.

P10: Change R162~ R169.

P06: Change C36.

2008/12/24

P04: NC RP41,for disable TUNER CLK.

P19: add R1483.

P31: Change U23.

P15: Add Q117 R1482.

P17: Change CAP43 CAP44.

P25: Delete R916; Add L79 for EMC

P11: Stuff R188;NC R185.

P06: NC R115;Change R113.

P35: CAP28 CAP32 change from 33u_25v to 10u_10v *3.
R1428 R1430 R1433 change to NC.
DSPO_GND change name to O_GND.
R1435 R1436 R1437 R1438 R1439 R1440 R1441 R1442 change from 100_J to 47K_J.
C447 change to NC.
Delete R563, R1123 , and add Tp486.

P39: Add R1495 3.3_J R1496 3.3_J.
Add R1497 0_J R1498 0_J R1499 0_J R1500 0_J.

P34: Add U88.

P29: add a 16-RSB12JS-2000 diode.
add two 1C-2B20471-K000 cap.
add a 16-SMD15C0-0000 diode.

P27: default NC.

P59: Add PR137 to reserve.
Change PR245 from NC to 100K.

P27: Delete R944.

P31: Add 1000pf cap for each data of MS.and SD.

P32: add the resistors for emc.

2008/12/25

P27: add 1R-0000000-J500 resistor.

P21: add diode for CA.

P05: change R1333 from NC to STUFF and delete R1480.

2008/12/26

P19: change R272 R274.

P11: change L4 L5.

P21: change R1052 R1053.

P17: change L77.

P04: Add R1286 R1287.

P27: Change 16-BD4148F-PT00 to 16-PACDN04-2Y00 diode.

P26: add 1uF and 0.1uF for PLLVDD.

2008/12/27

P16: Change C153 C154.

P17: Change C165;Add R1522.

P15: Add CN46.

P16: Delete R998.

P04: Change Q3.

P19: Change Q14 Q98.

P15: Change Q117.
Add R1534 R1535.

P34: Add R1523 0_J.
U88 change to OR Gate for cost down.
Add R1524 NC_10K R1525 NC_10K R1526 NC_10K R1527 NC_10K.
R1339 mount 10K.

P35: Delete c1267 c1268 c1269 10U_6.3V_M,C1271NC_10U_6.3V_M.
Add C1290 0.1U 16V_Y.
Delete C1188 47u and add C1188 22u C1292 NC_22u.
Add C1297 0.1U 16V_Y.
Change C1127 from 10u to 4.7u.
Add C1291 0.1U_16V_Y.
Change C1160 from 10u to 4.7u.
Change C1184 from 47u to 22u C1185 change from 47u to NC 22u.
C1105 C1106 C1110 change to 0.1U 6.3V_K_X5R.
R1487 R1489 change to 13.3K_F Delete R1488 R1450.
R1491 change to 33K_F.
Add U89 M74VHC1GT04DFT2G.
Add R1528 NC 0_J.
Change C405 C406 C394 C393 C398 C400 to 4.7U_6.3V_K.

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
File			
Revision History(2)			
Size	Document Number		Rev
A3	AIO-C Mother Board MP		1.1
Date:	Tuesday, July 15, 2008	Sheet	75 of 80

P37: Change L37 L38 to R1520 0_J R1531 0_J.
Delete R1493 R1494 0 J.
Change C415 C416 to NC_1000P_16V_K.
Change C417 C418 to NC_470P_50V_K.
Change C1162 C1163 to NC_1000P_50V_M.
Delete GP6 .

P39: Add R1532 NC 10K J.
Change C1020 to 2.2U_10V M.
Change C1017 C1025 to 0.1U_16V_K.
Add C1294 22U_16V M.
Delete C1018 0.1U_16V_K.
NC CAP41 470u.
Add C1295 22U 6.3V M C1293 0.1U 16V_Y.
Change C1250 C1251 C1252 to 10U_16V_M.
Add R1538 20k_J change R1581 from 10K_J to 20K_J.

P11: Add CAP49.

2008/12/28

P07: Change CAP27.
P17: Change D30 D31.
P27: Add Wireless Lan SW2 &R1540 &C1299.
P31: Change LED2 from vertical to horizontail for ME request.
P36: Add C1300 NC_470P_50V_K_B.
P50: add one 1206 CAP for future use.
P40: change CAP46.
P41: 2 resistors for strap0.
P42: add tp for FBA_CS1#, connect GPU CMD27 to memory BA2.
P46: add Recommended Power sequencing order.

2008/12/29

P04: Add R1543.
P16: Delete R998.
P35: mount R1528 0 J.
Delete U35 R1256 C1128 R1257 C1254.

P20: change D32.D33.D34.

2008/12/30

P22: Change SPI ROM U14 from WINBOND (13-W25X80V-7000) to ATMEL(13-AT26DF0-7000).

P11: Add C1302~C1304.

2008/12/31

P29: Change L30 1L-BMP2160-8D00 to 1L-BT11005-0501.
P29: Change L27 1L-BMP2160-8D00 to 1L-BT11005-0501.
P11: Delete CAP49.

2008/01/01

P34: U88 change from TOSHIBA to ON.
P37: Delete R1445 and R1446,NC_0_J,Add C1305 NC_470P_50V_K_B
C1306 NC_470P_50V_K_B.

2008/01/02

P17: Change L12 L13 L14.

2008/01/03

P29: Change L27 1L-BT11005-0501 to 1L-BTB1005-0502.
Change L30 1L-BT11005-0501 to 1L-BTB1005-0502.

P09: Delete test piont for layout.

P34: change C388 from 1C-2Y20105-Y000 to 1C-2B30105-K001.

P35: change C1270 from 1C-2B70106-M100 to 1C-2B70106-M200.

P39: delete R1538,r1501,change C1131 from 1C-2B30105-K300 to 1C-2B20153-M000,change R1259 from 1R-0000103-J200 to 21R-0000203-J200,Q115b 5D5VAMP 10K_J pull high.

2008/01/04

P62&28: delete +5VRUN_TV&+3VRUN_TV circuit and connect them to +5VRUN&+3VRUN directly.

P15: Change Q117 to PDTCT144EU.

P60: Add PJ25 open jumper.

P06: delete R856&R1167, add Q118.

P60: change U14 from 8Mbit to 32Mbit for Eaglelake QST Support.

P54: Add PR218,PR219.

P59: Change PR139 from NC to mount.

2008/01/05

P39: Add R1546 :1R-0000103-J300 C1308:1C-2B30105-K200;Delete C1285, C1296, R1470.

P24: change the usb_gnd to usb1_gnd.

P06: Add R1547 R1548 R1549.

P11: Change C56 C66 C67 C68 C74 C75 C76 C77 C1302 C1303 C1304 from 1C-2B30225-M200 to 1C-2B30225-M201.

P17: Change C169 from 1C-2B30225-M200 to 1C-2B30225-M201.

2008/01/06

P22: Add C1310.

P14: Delete RP8;Add RP52 RP53.
SWAP PR52&PR53 for layout request.

P15: Delete TP140 for layout request.
add C145&C146&C147.
Mount R1521,NC R1454.

P16: Add C1261.

2008/01/07

P17: Connect C192 from +3VALW to VCCLAN3_3_ICH.

P15: Connect C145,C146,C147 from FAN1_TACH,FAN2_TACH,FAN3_TACH to FAN1_TACH_R,FAN2_TACH_R,FAN3_TACH_R.

P16: Delete EEPROM U87 for cost down.BIOS will use other methodology to store those System Information in SPI Flash ROM instead of EEPROM.

P24: change the position of L17 and D17,L20 and D19,L21 and D20, L16 and D15,L23 and D22.

P39: Change R1532 pin2 ,C1015 pin2 , C1019 pin2,C1126 pin1, U67 pin 37 ,16, 17, 18,3,1,R1241pin2,R1126 pin2, R1122 pin2, C1294 pin2,Q115B Pin4 from GND to PGND.

2008/01/08

P15&16: Delete TP153,TP460 for layout.

P07&40: Change CAP27&CAP46 from 1C-42T0107-M100 to 1C-42T0107-M101.

P15&16: NC R1521,mout R1454.

P22: change R338&R336&R332 from 0603 to 0402 delete IFPE_PLLVDD IFPE_RSET IFPC_PLLVDD IFPC_RSET to GND resistor.

2008/01/09

P24: change the D17&D19&D20 from GND to USB_GND.

2008/01/16

P35: Y9 change from 1F-X24M576-3003 to 1F-X24M576-3004.

P37: R507 R508 R509 R511 R512 R513 change from 0603 to 0402.
Delete R498 NC_0_J,Delete R1315 NC_0_J.

P39: Add R1550 0_J R1551 0_J.

P09: Change R142 R143 from 0603 to 0402.

P29: change U20 from15-S19183D-0001 to15-S1P2110-0000.

P27: add three N-mos for MOR feedback request.

P15: add R1553.

P39: Add C1315 NC_22U_16V.

P62: Change PR185,PR188,PR186,PR189,PR187,PR193,PR199,PR194, PR200,PR192,PR202,form 0603 to 0402 .

2008/01/16

P15&16&17&25&26: Change from MARVEL 10/100 LAN to Intel GLAN.

P62: Change PR186 from 100K_J to 47K_J.

P27: change Q120 from17-2N7002E-PT00 to 17-PDTA144-ET00.
delete R1552 and add 1K and 100K J.

P17: change L14 from 1L-DTL3216-1100 to 1L-DEBLS32-2501.

P26: change CN32.

2008/01/22

P37: R1593 & R1609 not connect to A_GND.

P39: delete L79 L81 L83 L85.
Delete C1381 22U_16V_M Delete C1384 22U_16V_M Add CAP50 220u.
Add FUSE F10 24V-3.15A_0603 Add bead L87 120R-100MHZ_1206

P60: Add PR154/ PR162/PR170 and reserve PR161/PR169/PR170..

P10: Change R157 R158 from 10Kohm to 0ohm.

2008/01/24

P57: cancel PC114,PC178,PC179;Add PCAP7 .

P32: Add the CIR circuit.

P19: ADD POWER DOWN TIMING CIRCUIT,change R288 ,R275, R276 from 0k to 1k.

P04: NC RP51.
P32: Add this circuit for power led not off when press power button for 4 second.

P13: Change CN1 CN2.

2008/01/25

P29: NC C1273 and C1274.
Add two 0_J resistor.

P16: Connect R241 pin2 to CIR_WAKE# signal.

P24: Delete the D18&D21.

P23: Delete the D13.

P32: update the holes.

2008/01/26

P32: Change the H7~H10.

P36: Change R560 from 5.6K_J to NC_5.6K_J.

P37: Change R1614 to NC;Add A_GND with R1593 pin 2;Add A_GND with R1609 pin 2.

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title			
Revision History(3)			
Size	Document Number		Rev
A3	AIO-C Mother Board MP		1.1
Date:	Tuesday, July 15, 2008	Sheet	76 of 80

P39: Change C1376, C1377 from 0.22u 6.3V_K to 0.1u 6.3V_K;
Change C1378 from 1C-2B70105-M000 to 1C-2B30225-M201.

2008/01/27

P07: Add CAP51.
P21: change EMC1103 to EMC1133 for inverter sense comand.

2008/01/28

P04: Add Q126,R1654,R1655 for+3VRUN leakage in S3,S4,S5 stage.
P27: Add Q127,R1656 for +3V_EMINI_AUX not discharge.
P29: Add Q128,R1657 for +5VSUS_R not discharge.
P37: Change C1348,C1354 from 1C-2Y20105-Y000to1C-2Y30225-Y000.
Change R1595 from 100_J to NC.
Change C1363,C1366 from 1C-2Y20105-Y000to1C-2Y30225-Y000.
Change R1598 R1615 from 1R-0000273-F200to1R-0000223-F200.
Change R1632,R1605 from 1R-0000103-F200to1R-0000223-F200.
Change C1349, C1350, C1364,C1365 from 1C-2B20683-K000 to 1C-2B30224-K000.
Change the EQ circuit to this circuit.

P39: Change R1627 from 10K_J to NC_10K_J.
Change R1629 from NC_10K_J to 10K_J.
P53: PL1 P/N change 1L-FPWC121-0S00 to 1L-FPWC121-0S01.
P59: change PR121,PR126,PR123 from 270ohm to 392ohm.

2008/01/30

P37: Change L78 from 1L-BBLM06P-G101 to 1L-BACMS16-0804.
P56: Change PC102 from 220u_2.5V_M to NC.
P57: Delete Open Jumper PJ17.
P60: Delete PL11.
P62: Change PR203 PQ53 from NC to Mount.
P27: Add R1680;Change RUN_ON# to SUS_ON#;Change Q110,D35.
P29: Delete L30,add R1681.
P32: Change POWER_LED to POWER_LED#.
P22: Stuff R332.
P24: change usb1 gnd and usb_gnd to gnd;Change L15,L18,L19, L22,L24 to 0ohm resistor.
P25: Add C1413 for EMI.
P26: Delete C943;Add R1679 and NC it.
P16: Add R1682,C1414 for PWRSW# debounce.
Remove LED transistor from power D/B to M/B.

2008/01/31

P34: Change C388 from 1C-2B30105-K001to 1C-2B30106-M100.
P40: Change C547 HH.PN from 1C-2B20104-K101to 1C-2B20104-K000.
P26: Add R1691 and NC it.
P24: Add the D16,D18,D21.
P29: Swap L28,R401,R398.
P32: Change the H7~H10.
P16: Connect WLAN_BT_OFF to GPIO8.
P15: Remove DIP_SW from GPIO8 to GPIO4.
Remane WLAN_BT_SW# to WLAN_BT_ON#.
P21: Change +3VRUN to +3VSUS_BL;Add R1694 R1695 R1696 R1697.

2008/02/01

P34: Change C363 from 1C-2Y20103-Y300 to1C-2Y20103-Y000.
P32: Add the boss location.
change the CN47 and change the CIR circuit.

P59: Change PC145/PC148/PC154 from 100p to 68p.
Change PR130 from 680 ohm to 976 ohm.
P62: Change net +3VALW to +5VALW.
P34: Change this direction to reverse.
P36: Change C447 from NC_1000P_16V_K to 1000P_16V_K.
P39: Change L80,L82,L84,L86 from 1L-BEEMS10-0500 to 1L-BACMS16-0804.

2008/02/02

P32: Add Q134.
P16: NC R1700.

2008/02/03

P19: Change VRM_PWRGD delay circuit(addQ135,Q136,Q137,R1710~R1715)

2008/02/04

P19: Change VRM_PWRGD delay circuit.
Delete D3 add Q138.
P15: Change USB port pull up power from 3VALW to +3VALW.
P19: Reserve R1715 For CL_PWROK.
P16: Add pull up R.
P27: change R1582 from 100K to 10K.
P56: NC PC103.
P61: Change PJ22 from PR183.1 connection to PR183.2 connection.

2008/02/05

P15: add pull up for GPIO49.
P16: reserve pull up for GPIO24.
P56: Delete JUMP for +1_5VRUN.
P16: change R249 from 22.6ohm to 24.9ohm.
Add 4 pcs 0.1uF cap for +1_1VRUN.
P07: Add 2 pcs 0.1uF cap for VHCORE.
P16&15: Change BR_PRS# from OC7#/GPIO31 to GPIO57.
P27: change +3V_EMINI_AUX discharge circuit.
P05: Delete TP_GPIO57 dummy net.
P15: delete ICH_EEPROM_RW# dummy net.
P36: Add Q140, R1723 for GPIO.
P15: Reserve pull up for HW_POP_MUTE_ICH.

2008/02/10

P26: Exchange RJ45_6,RJ45_4,RJ45_5.
Delete R1569~R1576.
P32: Delete R1690.
P25: Delete R1566.
P45: change R1503 from NV_XTALIN to NV_XTALOUT.

2008/02/12

P06: Change C36 HH P/N from 1C-2B20103-K100 to 1C-2B20103-K200.
P22: Change U13 HH P/N from 14-NC7S32M-5X00 to 14-MC74HC1-G300.
P53: Change PU3 HH P/N from 15-LMC7225-0000 to 15-NCS2202-0000.
P61: Change PU20 HH P/N from 15-LMC7225-0000 to 15-NCS2202-0000.
P42: Change C583,C590,C1193,C1194,C1195 HH P/Nfrom 1C-2B20472-M000 to 1C-2B20472-K001.
P43: Change C618 HH P/N from 1C-2B20471-M000 to 1C-2B20471-K000.
P05: change U2 footprint.
P15: Stuff R203,R206.
P20: Stuff CN38,R1270,D34,C1070.
P26: Delete Net "GND_EMI".

2008/02/18

P33: change the codec name from ALC262 to ALC889S.
P35: change R472,R471,R474,R475,R483,R481,R489,R486 from 5% to 1%
P36: Change R560 from 5.6K_J to NC_5.6K_J for MOR request.
P39: delete PQ75,PQ76,PR248 of protective circuit for MOR repuest.

2008/02/19

P35: Change the precision of R480,R484,R478,R488 from 5% to 1% for MOR request.

2008/02/20

P29: NC D39.

P56: change PR71 from 1R-0003011-F200 to 1R-0003571-F200;change PR72 from 1R-0003571-F200 to 1R-0004021-F200.
P11: change R186 from 1R-0002370-F200 to 1R-000402X-F200;change R189 from 1R-0000201-F200 to 1R-000392X-F200.
P10: change R171 from 1R-0004750-F200 to 1R-0004640-F200.
P40: change C531,C532, C669, C1055 from 1C-2B20474-M000 to 1C-2B20474-K100.
P59: change PC151 from 1C-2B20681-M000 to 1C-2X20681-K600;change PC145,PC148,PC154 from 1C-2N20680-K000 to 1C-2N20680-J000.
P62: NC PR206, PR207, PR208, PR195.
P31: NC C337 for MOR requirement.

2008/02/21

P28: Connect CN39 Pin43,pin37,pin18 to GND.
P31: Change Q31from 17-DTC144E-UA00 to17-PMBT390-4200;Add R1725.
P27: Add R1726 and NC it;Remove R948,connect CN33 pin40 to GND.
P13: Add R1727,R1728 and NC them.
P19: NC R272,R274,R269,Q8;Add Q141,D42,D43,R1729,R1730,R1731.
P16: NC R246.
P06: Add Q142,Q143,R1732,R1733.
P56: change PR66 PN fom 1R-0000101-J200 to 1R-0000102-J200.

2008/02/22

P24: Remove USB power switch circuit U15,U16,U17,U63,U64,C979, C980,C242,C243,C981,C978,C974,C975,C976,C977;Add Q144,Q145, F13,F14,F15,R1734~R1737,C1425.
P15: Remove USB OC#0~4 ports.
P19: Change C202 from 0.1u to 0.22u for timing.
P17: Add D44,D45 and NC them for VCC1_5,VCC1_1/V_CPU_IO power sequencing.

2008/03/01

P34: change C354 from 1C-2B30475-K100 to 1C-2B70475-K100;change C920 from 1C-2B20104-K100 to 1C-2Y20104-Y000;change C389 from 1C-2B20103-K001to 1C-2Y20103-Y000.
P35: hange C1300 from 1C-2B20471-K000 to 1C-2B20471-K200.
P38: change C1305 from 1C-2B20471-K000 to 1C-2B20471-K200.
P39: change R1316,R1318 from 1R-0000682-J200 to 1R-0000682-F200;
change R1320,R1321 from 1R-0000203-J200 to 1R-0000203-F200;
change C1306 from 1C-2B20471-K000 to 1C-2B20471-K200.

2008/03/05

P04: NC R1333.
P19: Connect WLAN_BT_SW_CL# to GPIO8.
P05: Delete R1050~R1057;Change Q4,add R1740.
P30: Add R1741,R1742.
P18: NV R1281,R1337for M810 H;CA R1284,R1336 for M810 L;AddR1743.

2008/03/07

P14: NC R197,stuff R1727,R1728.
P23: Change R292 from 100K to 220k,C202 from 0.22u to 0.1u for timing;Delete R281,R285.
P17: Change R1699 from 10K to 20K.
P06: Add C1426.
P03: NC C26,C1286,C1287.
P18: Connect CL_VREF_ICH from +3VRUN to +3VALW.
P25: Change C1319 from 4.7u to 10u,addC1427,C1428;NC C1330,C1329.

2008/03/14

P05: Change R85-R91 from 1R-0000620-F200 to 1R-0000620-J200.

FOXCONN HON HAI PRECISION IND. CO., LTD.			
CPBG - R&D Division			
Title			
Revision History(4)			
Size	Document Number		Rev
A3	AIO-C Mother Board MP		1.1
Date:	Tuesday, July 15, 2008	Sheet	77 of 80

5	
2008/04/02	
P54	Delete C1262, C1263 for Headphone THD+N
P61	add pc229 pc230 pc231
P62	change PR218 from 0ohm to 3.3ohm , change PR219 from 0 ohm to 3.3ohm
P67	change PR150,PR152,PR158,PR160,PR166,PR168 from 0 ohm to 2.2ohm.
P68	change PR81 from 0 ohm to 3.3 0ohm
P70	change PR265 from NC to 2k
P19	Change C153,C154 from 18PF to 12PF
P39	Change C318,C324 from 10PF to 22PF.
2008/04/03	
P54	Change C921 from NC to not NC for EMI
P55	Change C1305 C417,C418 from NC to not NC for EMI change R1530,R1531 to L89,L90 for EMI
P57	change R1316,R1318 from 1R-0000682-F200 to 1R-0000332-F200 for FSIV

2008/04/06	
P31	Add this RC circuit for inrush current.
P11	Add C1426 C1431 C1432 and C1433 for simulation
P14	Add C1436 and C1446 for simulation.
P15	Add C1447 and C1448 for simulation.
P17	Add R417.
P24	Del R1712
P31	Change F1 F2 F13 F14 and F15 from 1M-F0061A5-F000 to
P19	Change Y2 from 1F-X32M768-1000 to 1F-X32K768-1000, the same as M8230.
P37	NC R1452
P3	Change from +3V_CL to +3VALW
P19	Add R242 and R272 for corwin spring

2008/04/08	
P15	Add C1449.
P10	Add C1450
P61	add PR74
P66	change pr136 from 931k to 910k
P69	add PR236
P71	change PCAP9 from 1C-10U0227-M100 to pc114 1C-31R0227-MX00
P71	Delete PR271

2008/04/09	
P14	Reserved C149 for sinulation.
P46	U44 change from NV_MK1726-08 to P1819EF-08SR
P48	U59,U60 change from HYB18H1G321AF-14 to HYB18H1G321AF-11

2008/04/10	
P54	Change R987,R989 from 1R-0000000-J200 to 1R-0000102-J200;Add 4700pF to A_GND
P56	Change this latch circuit to NC
P51	Change CAP21 to C1451

2008/04/14	
P4	R1333 from NC to stuff
P35	R1353 Change to NC
P35	Add C1058
P23	R292 Change to NC
P23	Change R1730 to NC
P23	Change R270 from 100k to 10k.

2008/04/15	
P23	Add C1454
P23	Change R263 from 1K to 0_J
P23	Change R1819 from 100K to 1M
P32	Change R1540 from 10K to 4.7K
P24	Change R275,R276 from 1K to 0_J
P32	Change R956 from 10K to 100k same as AIO-A/B
P3	Change the position of R1768
P37	Change Q110 from BJT to MOS
P29	Add R1490 and R1491same as AIO-A/B
P66	Del PR235
P24	Change R1824 to NC
P24	Change R1830 from 47K to 10K
P25	Change the position of R1035
P3	Add R15 R16
P68	Chang PC111 from 3300p to 4700p
P70	add pr275 pr274 pr273 pr272 pr271 for discharge
P56	Delete Q115,add Q170,Q171

2008/04/16	
P25	Add C347 C348 for EMI's request
P29	Add C338 for EMI's request
P28/29	Change U21 from 12-R5C8330-0000 to 12-R5C833T-0000
P30	Stuff CAP6 for EMI's request
P30	Add C349 C350 for EMI's request
P31	Mount common choke and bead for USB signal and power rail for rear/side USB ports for EMI's request
P51	Change from 0ohm to L96 for EMI
P51	Add C353 for EMI's request

2008/04/18	
P25	Delete R1691 and R1679,and NC CN32 PIN9,10
P56	Delete L80, L82, L84,L86,C1385,C1391,C1390,1394; and change C1386 & C1388 & C1392 & C1396 from 0.22uF to 0.047uF for YAMAHA's request
P56	Change C1386 & C1388 & C1392 & C1396 from 0.22uF to 0.047uF for YAMAHA's request
P56	Add Schottky-Diode to preventing the destruction of amp.when the output line short-circuits.
P46	Add 2nd source P1819GF-08SR
P33	Exchange the DMIC_DATA and DMIC_CLK
P19	Change GPIO11 to WLAN_EN#
P23	Change R1819 from 1M to 220K
P24	Change R1824 from 10K to 100K, and stuff
P34	Change F4 from 0.35A to 0.25A

2008/04/19	
P33	Stuff L29 for Camera eye diagram fail.
P26	Pull up CLKREQ# follow AIO-B.
P35	Stuff R1353
P35	NC U70.9 for the address 49H
P23	Change R271 to 10K and NC it.
P18	Add R1553.

2008/04/21	
P11	Change L7 from 1L-DEBLS20-1200 to 1L-DTW2012-0900
P54	Change U24 name from ALC889S to ALC889DSD
P56	Add 0.1 for mor request
P30	Change CAP5 from 1C-44T0476-M301 to 1C-10U0476-M400 same as M840.
P30	Change CAP6 from 1C-41S0476-M000 to 1C-44T0476-M301 same as M840.
P37	Reserved R1691 C1425 R1706 and C1445

2008/04/22	
P3	Add C1465 C1466 and NC for RF request.
P29	Stuff C1277 and change to 15pf for overshoot
P23	Add U108.
2008/04/23	
P19	Add R1456 R1457.
P19	Delete R1816,R1817 and add R1826,Q157 for layout routing issue
P18	Mount R1766 and no mount R1765 to support Wake up on Intel LAN
2008/04/24	
P56	dvt: Add C1468 for mor request
p54	Add R1832,R1833 for mor request change R987,R989 from 1k to 680ohm
P33	Add R407 0ohm and reserve R417 for Camera power change

2008/04/28	
p55	Change C1305 from 1C-2B20471-K200 to 1C-2B20471-K000
2008/04/29	
p54	Change C1452,C1453 from 1C-2B20472-K002 to 1C-2B20472-K001 for materia prepared.

2008/05/07	
P3	Correct DVT1 net error issue.

PVT	
2008/05/28	
P23	Change R268 from 180K to 20K follow the design guid
P23	Change C199 from 0.1U to 1U follow the design guid
P26	Change the SW circuit for the SW function inverse
P8	Back up C2620 and C2621 for black screen issue.
P54	Change this portion from NC to stuff for PC beep

2008/05/30	
P8	Change R153 and R154 from CA to NC.
P21	Move PJ1 from SB SRTCSTB to SB RTCRST# follow Design guid 1.3
P62,63,64,65	Del:PJ2,PJ3,PJ4,PJ6,PJ7,PJ8,PJ12,PJ13,PJ14,PJ18,PJ19,PJ20,PJ23
P70	NC PQ50,PQ64,PQ50,PQ64,PQ55,PQ56,PQ57,PQ58,PQ59,PQ60,PQ63.
P68	Change PCAP8 P/N From 2C-1070107-M403 To 2C-1070107-M409.
P50	Change Q116 from stuff to NC;Change R1345,R1346 from NC to stuff.
P51	Add this circuit to improve the inv_enable to avoid margin.

FOXCONN HON HAI PRECISION IND. CO., LTD.			
CPBG - R&D Division			
Title			
Revision History(5)			
Size	Document Number		Rev
A3	AIO-C Mother Board MP		1.1
Date:	Tuesday, July 15, 2008	Sheet	78 of 80